



Fig. 1




Fig. 2





Fig. 3A






Fig. 3C




Fig. 3D

The diagram illustrates a system architecture. A large rectangular container, labeled 409, contains an irregularly shaped component labeled 402. To the left of component 402, there are two vertical ovals, labeled 401 and 400. Five horizontal arrows point from the left into oval 401, and five horizontal arrows point from oval 400 into component 402. To the right of component 402, three horizontal arrows point outwards, labeled 403, 404, and 405. These arrows are grouped by a bracket labeled 408. The arrows are labeled with text: 'fails(o..n)' for 403, 'harvest(o..m)' for 404, and 'count(o..q)' for 405. A bracket labeled 406 groups the first two arrows, and a bracket labeled 407 groups the last two arrows.

11.




Fig. 4B




Fig. 4D




Fig. 4E


[illegible]

Fig. 5B




FIG. 8

(Prior Art)

entity Fsm: Fsm

850




FIG. 8A
(Prior Art)

entity Fsm IS

PORT (

.... ports for entity Fsm

);

ARCHITECTURE Fsm of Fsm IS

BEGIN

.... HDL code for Fsm and rest of the entity. ...

fsm-state(0 to 2) <= ... signal 801

```
853 E --!! Embedded Fsm : exampleFsm;
859 E --!! clock          : (fsm_clock);
854 E --!! state_vector   : (fsm_state(0 to 2));
855 E --!! states encoding : (s0, s1, s2, s3, s4);
856 E --!! state_encoding : ('000', '001', '010', '011', '100');
857 E --!! arcs            : (s0 => s0, s0 => s1, s0 => s2,
                           s1 => s2, s1 => s3, s2 => s2,
                           s2 => s3, s3 => s4, s4 => s0);
858 E --!! end Fsm;
```

852

86

END;

FIG. 8B

entity FSM:FSM

850




FIG. 9

TOP:TOP

1010a


X:Y



1012a

1014a

Z:Z



1010b


X:Y



1012b


1014b

Z:Z



1010c


X:Y



1012c

1014c

Z:Z



1010d

FIG. 10A

FIG. 11B

211
HIG.